| #
3f1466f8
|
| 26-Jun-2020 |
Jeremy L Thompson <25011573+jeremylt@users.noreply.github.com> |
Merge pull request #561 from CEED/jeremy/is-deterministic
Ceed - add IsDeterministic
|
| #
9525855c
|
| 17-Jun-2020 |
Jeremy L Thompson <thompson.jeremy.luke@gmail.com> |
Ceed - add IsDeterministic
|
| #
a6b7d09b
|
| 18-Jun-2020 |
Jeremy L Thompson <25011573+jeremylt@users.noreply.github.com> |
Merge pull request #560 from CEED/jeremy/diag-vec
LinearAssemble Improvements
|
| #
9e9210b8
|
| 17-Jun-2020 |
Jeremy L Thompson <thompson.jeremy.luke@gmail.com> |
Op - add AssembleAdd version of diagonal assembly functions, will be helpful for MFEM integration
|
| #
2bba3ffa
|
| 17-Jun-2020 |
Jeremy L Thompson <thompson.jeremy.luke@gmail.com> |
Op - change LinearAssemble* to accept CeedVector instead of pointer to CeedVector, allows for less memory movement and interfaces with parent code better
|
| #
f643baed
|
| 15-Jun-2020 |
Jeremy L Thompson <25011573+jeremylt@users.noreply.github.com> |
Merge pull request #558 from CEED/jeremy/func-rename
Rename Functions
|
| #
80ac2e43
|
| 15-Jun-2020 |
Jeremy L Thompson <thompson.jeremy.luke@gmail.com> |
style - rename AssembleLinear* to LinearAssemble*
|
| #
d965c7a7
|
| 06-Jun-2020 |
Jeremy L Thompson <25011573+jeremylt@users.noreply.github.com> |
CPU Impl of AssemblePointBlockDiagonal (#503)
* Operator - add AssemblePointBlockDiagonal for CPU backends, with test
* CUDA - add point block diagonal not supported message
* make style
*
CPU Impl of AssemblePointBlockDiagonal (#503)
* Operator - add AssemblePointBlockDiagonal for CPU backends, with test
* CUDA - add point block diagonal not supported message
* make style
* Operator - improve point block description
* OCCA - explicitly remove OCCA fallback to CPU assembly functions, will update after new OCCA backend
* Op - remove gap removal in point block diagonal
* Op - update diagonal assembly documentation
* Update backends/ref/ceed-ref-operator.c
Co-authored-by: Jed Brown <jed@jedbrown.org>
* style - fix extra space in * with nopad
Co-authored-by: Jed Brown <jed@jedbrown.org>
show more ...
|
| #
65275b31
|
| 13-May-2020 |
valeriabarra <valeriabarra21@gmail.com> |
Merge branch 'master' into valeria/NSfixes
|
| #
68d8d928
|
| 22-Apr-2020 |
Jeremy L Thompson <25011573+jeremylt@users.noreply.github.com> |
Merge pull request #513 from CEED/jeremy/restriction-no-interlace
Convert restriction to offsets
|
| #
dc16b371
|
| 17-Apr-2020 |
Jeremy L Thompson <25011573+jeremylt@users.noreply.github.com> |
Merge pull request #515 from CEED/jeremy/basis-public
Basis - move some functions to public API
|
| #
6c58de82
|
| 17-Apr-2020 |
Jeremy L Thompson <25011573+jeremylt@users.noreply.github.com> |
Basis - better protect basis data from user meddling
Co-Authored-By: Jed Brown <jed@jedbrown.org>
|
| #
9d007619
|
| 17-Apr-2020 |
jeremylt <jeremy.thompson@colorado.edu> |
Basis - move some functions to public API
|
| #
d979a051
|
| 14-Apr-2020 |
jeremylt <jeremy.thompson@colorado.edu> |
Restriction - convert restiction to use offsets instead of interlace mode. CPU and Python impl only, CUDA and MAGMA left to do.
|
| #
c5fcd9d5
|
| 27-Mar-2020 |
Jed Brown <jed@jedbrown.org> |
Merge pull request #491 from CEED/jed/intel-compiler
Jed/intel compiler
|
| #
245d2530
|
| 26-Mar-2020 |
Jed Brown <jed@jedbrown.org> |
pragma vector for Intel; pragma simd is deprecated
Pragma simd is documented without deprecation notice, but the icc-19.05.281 warns of its deprecation. https://software.intel.com/en-us/cpp-compiler
pragma vector for Intel; pragma simd is deprecated
Pragma simd is documented without deprecation notice, but the icc-19.05.281 warns of its deprecation. https://software.intel.com/en-us/cpp-compiler-developer-guide-and-reference-simdvector
One would think Intel's pragma ivdep would be similar to GCC ivdep, but icc evidently has different semantics/miscompiles, as demonstrated in the example, which is left in the source to protect an enterprising future committer from adding ivdep.
show more ...
|
| #
71254f85
|
| 20-Mar-2020 |
Valeria Barra <39932030+valeriabarra@users.noreply.github.com> |
Merge pull request #486 from CEED/jeremy/ceed-view
Ceed - add CeedView()
|
| #
0a0da059
|
| 20-Mar-2020 |
jeremylt <jeremy.thompson@colorado.edu> |
Ceed - add CeedView()
|
| #
1da99368
|
| 17-Mar-2020 |
Jeremy L Thompson <25011573+jeremylt@users.noreply.github.com> |
Add VLA support for CUDA backends (#481)
* CUDA - add VLA support for CUDA backends
* Navier-Stokes - guard #include math.h for CUDA
* Navier-Stokes - fix struct definitions for code generatio
Add VLA support for CUDA backends (#481)
* CUDA - add VLA support for CUDA backends
* Navier-Stokes - guard #include math.h for CUDA
* Navier-Stokes - fix struct definitions for code generation
* Navier-Stokes - fix file location of mass QFunction
* Navier-Stokes - minor style consistency
* Navier-Stokes - more context sturct fixing
* Navier-Stokes - cast context to stop CUDA errors
* Navier-Stokes - change helper functions to inline to silence CUDA errors
* CUDA - clean up CEED_Q_VLA definition for cuda/gen
* Navier-Stokes - populate TODOs for undocumenced functions
* Doc - document libCEED macros
* CUDA - use -default-device for NVRTC
* Tests - add t507 to test VLA support
* CUDA - fix my bug in dim, Q1d for cuda/gen
* Tests - update tap/junit to reflect current CUDA capabilities
* make style
* CUDA - check output bases for dim, Q1d as well (this fixes multigrid example support)
* CUDA - fix readSliceQuads, not all arguments were defined
* Navier-Stokes - document all functions in Navier-Stokes QFunction files
* make style
show more ...
|
| #
da62e0a9
|
| 08-Mar-2020 |
Jed Brown <jed@jedbrown.org> |
Merge pull request #446 from CEED/user-manual
Sphinx user manual published at libceed.readthedocs.io
|
| #
4c4400c7
|
| 08-Mar-2020 |
Valeria Barra <valeriabarra21@gmail.com> |
doc: convert to Sphinx documentation at libceed.readthedocs.io
Some technical notes about the expanded docs/process:
* Doxygen is now restricted to API documentation. Sphinx docs are incomplete
doc: convert to Sphinx documentation at libceed.readthedocs.io
Some technical notes about the expanded docs/process:
* Doxygen is now restricted to API documentation. Sphinx docs are incomplete surrogates due to not hyperlinking code listings, though we hope the Doxygen site can be removed eventually.
* PDF output uses XeTeX (unicode and OTF fonts) with TeX Gyre Pagella and DejaVu Sans Mono. You may need to install these fonts in order to build the PDF users manual.
* Obtaining the author list from Git has not worked on ReadTheDocs (`git shortlog` is empty even though `git log` is not), so we automatically generate it on developer machines with `make doc`. If the author information is incorrect/mangled, edit .mailmap to fix the mapping.
* Math semantics are based on the description here https://github.com/sphinx-doc/sphinx/issues/3785
Sphinx chooses one of two setups for the maths.
* If there is a single equation, then we wrap the maths in \begin{equation*} (or equation).
* If there are multiple equations (as determined by the presence of an empty line), then we wrap the maths first in \begin{aligned} and then in \begin{align*} (or align).
Co-authored-by: Jeremy L. Thompson <jeremy.thompson@colorado.edu> Co-authored-by: Jed Brown <jed@jedbrown.org>
show more ...
|
| #
7a982d89
|
| 08-Mar-2020 |
Jeremy L. Thompson <jeremy.thompson@colorado.edu> |
doc: separate Doxygen groups by Public API/Backend API/Internal Functions
Helped-by: Valeria Barra <valeriabarra21@gmail.com> Squashed-by: Jed Brown <jed@jedbrown.org>
|
| #
38d0029a
|
| 05-Mar-2020 |
Jeremy L Thompson <25011573+jeremylt@users.noreply.github.com> |
Merge pull request #456 from CEED/jeremy/strided-restriction
Strided Restrictions
|
| #
0e1c0043
|
| 28-Feb-2020 |
jeremylt <jeremy.thompson@colorado.edu> |
Interface - update constants to be const...ant
|
| #
8621c6c6
|
| 28-Feb-2020 |
Jeremy L Thompson <25011573+jeremylt@users.noreply.github.com> |
ElemRestriction - make strides const
Co-Authored-By: Jed Brown <jed@jedbrown.org>
|