| 1249ccc5 | 19-Sep-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
rstr - renaming for clarity |
| 0930e4e7 | 14-Sep-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
rstr - add tests for AtPoints |
| 05fa913c | 13-Sep-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
rstr - allow restriction to ordered points evec |
| 2c7e7413 | 12-Sep-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
rstr - intial CPU implimentation |
| 1cc2c60d | 13-Sep-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
ref - variable name consistency |
| 5d10938b | 13-Sep-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
ref - add missing CeedCallBackend |
| edb2538e | 01-Sep-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
style - spell rstr consistently |
| ca735530 | 31-Aug-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
style - fixes for CUDA backends |
| ad70ee2c | 30-Aug-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
style - fixes for CPU backends |
| 94b7b29b | 01-Sep-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
style - fix header guards |
| e984cf9a | 03-Aug-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
op - update return value convention for CeedOperatorGetFallbackParentCeed |
| bb229da9 | 03-Aug-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
op - clarify op fallback parent interface |
| 1c66c397 | 30-Aug-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
Interface consistency fixes (#1312)
* format - consistency fixes
* format - test name consistency
* format - drop comma operator
* format - drop git add . in favor coercion
* format - ad
Interface consistency fixes (#1312)
* format - consistency fixes
* format - test name consistency
* format - drop comma operator
* format - drop git add . in favor coercion
* format - add CeedScalarSwap macro
show more ...
|
| b2165e7a | 11-Aug-2023 |
Sebastian Grimberg <sjg@amazon.com> |
Whitespace, style, and formatting updates for consistency between CUDA and HIP backends
Adds include guards in JiT header files, even if not strictly necessary, to match the precedent set in cuda-sh
Whitespace, style, and formatting updates for consistency between CUDA and HIP backends
Adds include guards in JiT header files, even if not strictly necessary, to match the precedent set in cuda-shared and hip-shared as well as sycl.
show more ...
|
| 5047007e | 03-Aug-2023 |
Jeremy L Thompson <jeremy@jeremylt.org> |
tidy - fix small backend errors |
| 61a27d74 | 25-Jul-2023 |
Sebastian Grimberg <sjg@amazon.com> |
CEED_RESTRICTION_DEFAULT -> CEED_RESTRICTION_STANDARD |
| 94648b7d | 13-Jul-2023 |
Sebastian Grimberg <sjg@amazon.com> |
Organize element restriction variants in ref backend |
| 7c1dbaff | 06-May-2023 |
Sebastian Grimberg <sjg@amazon.com> |
Operator full assembly with oriented or curl-conforming element restrictions (RT or ND elements) |
| 0c73c039 | 22-Jun-2023 |
Sebastian Grimberg <sjg@amazon.com> |
Improve element restriction for H(curl) spaces by reorganizing loops, including use of int8_t for tridiagonal matrix |
| 0305e208 | 06-May-2023 |
Sebastian Grimberg <sjg@amazon.com> |
Update backends for unified ElemRestrictionCreate variants for all restriction types (default, oriented, strided) |
| 9475e044 | 27-Jul-2023 |
Sebastian Grimberg <sjg@amazon.com> |
Fix bugs for blocked ElemRestriction apply |
| fcbe8c06 | 24-Apr-2023 |
Sebastian Grimberg <sjg@amazon.com> |
enum CeedRestrictionType for CeedElemRestriction type |
| 77d1c127 | 02-Mar-2023 |
Sebastian Grimberg <sjg@amazon.com> |
Element restriction for high-order (> 1) H(curl) elements requiring more general orientation transformations
Adds CeedElemRestrictionCreateCurlOriented which takes a tridiagonal element-wise transfo
Element restriction for high-order (> 1) H(curl) elements requiring more general orientation transformations
Adds CeedElemRestrictionCreateCurlOriented which takes a tridiagonal element-wise transformation matrix, typically with entries {-1, 0, 1}.
show more ...
|
| 05efb956 | 12-Jul-2023 |
Sebastian Grimberg <sjg@amazon.com> |
Revert undesired change to ceed-ref-tensor.c |
| c8a55531 | 12-Jul-2023 |
Sebastian Grimberg <sjg@amazon.com> |
Combine ceed-avx-tensor-f64 and -f32 into a single file for all precisions |